Abstract-In the nanometer era, the physical verification of a CMOS digital circuit becomes a long, tedious, and complex task. Designers must indeed account for numerous new factors that impose a drastic change in validation and physical-verification methods. One of these major changes in timing verification to handle process variation lies in the progressive development of statistical static-timing engines. However, the statistical approach cannot capture accurately the deterministic variations of both the voltage and temperature variations. Therefore, we define a novel method, based on nonlinear-derating coefficients, to account for these environmental variations. Based on temperature-and voltagedrop computer-aided-design tool reports, this method allows computing the propagation delay of logical paths considering the operating conditions of each cell. As the statistical timing analysis does, the proposed approac h reduces design margins compared to worst/best case corner analysis with fixed voltage and temperature values, a gain of 10% on the delay has been observed for critical paths.
I. INTRODUCTION
T HE COMMON way to validate a circuit is to use the wellknown corner-based approach during the static-timing analysis (STA). The main drawback of such analysis lies in its conservatism [1] . Considering a worst case process and operating conditions (voltage and temperature) leads to an extremely pessimistic corner. If the resulting design margins guarantee obtaining high yield values, they may induce some convergence problem during the timing-optimization step. The statistical STA [1] - [4] appears as a powerful alternative to reduce these design margins and to take inter and intradieprocess dispersions into account. However, statistical methods can only be applied while dealing with random variables (such as process parameters) and, thus, cannot handle the deterministic variations of the temperature (T ) and the supply voltage (V ).
This paper tackles only the problem of V and T variations and, more precisely, their effects on timings of combinational circuits. As aforementioned, the effects of V and T variations on timings are actually taken into account considering the worst case operating condition. As for process variations, this can be extremely pessimistic. Indeed, due the complexity of actual circuits, temperature and voltage gradients may be as large as 
50
• C and 200 mV, respectively. In order to avoid being too pessimistic, methods must be defined to manage, during the circuit timing analysis, various operating conditions.
To reduce pessimism, the definition of such kind of methods could be of great help within the context of low-power applications. Among all the low-power design techniques formerly proposed, the use of a reduced supply voltage values [5] , [6] or the use of different supply domains are popular solutions [7] , [8] . However, these solutions require, for different reasons, intensive timing analysis to validate a design, i.e., to capture the true timing worst case. If the benefits of multisupply domains are obvious to save power or energy, this solution is quite expensive in term of design effort. Considering, for example, the validation step, this requires characterizing separately each voltage island with its specific corners. This could lead to use of up to four corners for the validation of dual supply voltage chips.
This doubling (at least) of the number of corners is, moreover, amplified by the apparition of new effects such as the Negative Bias Temperature Instability (NBTI) [9] and the reversal of temperature sensitivity [10] - [12] while working with reduced supply voltage values. Indeed, due to the combined use of high threshold-voltage devices and reduced supply voltage values, the worst case timing conditions become less predictable and may occur at any temperature. In most of the cases, this temperature effect is taken into account through design margins. However, for high-performance designs, for which more accurate timing validations are required, it may be necessary to perform validations in more than two Process, Voltage, and Temperature (PVT) conditions (up to eight for dual supply voltage chips) in order to guarantee the correct behavior of a design.
Within this context, timing-analysis techniques that are able to handle different temperature and voltage conditions are required to speed up the validation process of complex designs. The definition of such techniques is all the more important as they may help designers to reduce the important design margins by considering different temperature and voltage islands during the validation rather than global and pessimistic values.
This paper aims at introducing a nonlinear-derating-based timing-analysis technique. The main advantage of the proposed technique lies in its ability to handle, at cell level, different temperature and supply voltage conditions. In other words, it enables designers to compute the performance of their design for any V and T condition. Besides this significant advantage, the proposed technique does not require any additional characterization step neither than drastic changes in the way to characterize standard-cell libraries. The remainder of this paper is organized as follows. In Section II, we briefly introduce the analytical-timing model from which the nonlinear coefficients have been deduced. This model is then used in conjunction with electrical simulations to analyze in Section III the nonlinear effects of temperature and voltage changes on timings. In Section IV, we introduce more formally the proposed timinganalysis technique and derive from the analytical model the associated nonlinear-derating factors. In Section V, the proposed timing-analysis technique is validated at cell and path levels. Finally, some examples of applications are given in Section VI and a conclusion is drawn in Section VII.
II. ANALYTICAL-TIMING MODEL
It has been shown in [13] - [15] that the propagation delay of CMOS structures can be accurately evaluated using an analytical representation of the cell output-transition time with an explicit identification of the design and process parameters. Since the model proposed in [13] - [15] is intensively used all along this paper, we summarize in this section its main characteristics considering for simplicity only the case of fallingoutput edges.
A. Transition-Time Modeling
Modeling the transistor as a current generator [14] , the output-transition time of basic CMOS primitives can directly be obtained from the modeling of the (dis)charging current that flows during the switching process of the structure and from the amount of charge (C L · V DD ) to be transferred from the output node to one of the supply rails as
where C L represents the total output load, I MAX is the maximum current available in the structure, and V DD is the supply voltage value. The key point here is to evaluate this maximum current, which depends on the input controlling condition and also on the output-load value. For that, two domains have to be considered: the Fast input and Slow input range.
1) Fast-Input-Ramp Domain:
In the Fast input range, the high slew rate of the incoming signal forces the structure to provide all the current it can deliver [13] . As a result, the switching current has a maximum and constant value, which can easily be obtained from the alpha power law model [16] 
Combining (1) and (2) finally leads to the output-transition-time expression associated to the Fast-input-ramp range
where DW HL/LH coefficients are the logical weight or the logical effort of the considered CMOS structure (DW HL/LH = 1 for inverters), C N/P are N/P-gate capacitance of N/P transistors, respectively, and finally
are process metrics that capture all the sensitivity of the outputtransition time to process parameters such as V DD and the V T values.
2) Slow-Input-Ramp Domain: In the Slow input range, the maximum switching current decreases with the input-ramp duration. Extending the results of [5] to the general value of the velocity-saturation index, the maximum switching current flowing in a CMOS structure is
where τ in is the input-ramp duration (the output-transition time of the controlling structure). It is usually measured between 80% and 20% of V DD and extrapolated on the full voltage swing. Combining (1) and (3) with (5), we finally obtain a manageable transition-time expression for a falling-output edge in the Slow-input-ramp domain
with an equivalent expression for the rising edge. To conclude with the modeling of the output-transition time, one can observe that in the Fast input range the transition time only depends on the output load while in the Slow input range, it also depends on the input-transition-time duration and is threshold-voltage independent.
3) Definition of Fast-and Slow-Input-Ramp Domains: The output-transition-time model introduced previously distinguishes Fast input ramps from Slow ones. Since this notion is intensively used in the remainder of this paper, let us define analytically the limit condition between Fast and Slow-inputtransition times. This can be done by equating (3) with (6a). This gives, for a falling-output edge, the limit τ L in above which input ramps must be considered Slow as
The latter expression indicates that it is not possible to determine an absolute input-ramp value above which input ramps must be considered Slow. 
B. Propagation-Delay Modeling
The delay of a basic CMOS structure is load, gate size, and input slew dependent. Following [17] - [19] , the input slope and the I/O coupling capacitance can be introduced in the propagation delay as
This expression captures all the delay sensitivity of basic CMOS structures to its environment (τ in and τ out ). Considering the transition-time dependence to the current (4), expressions (3), (6a), and (7) will be of great interest to characterize the temperature and voltage sensitivities at either cell-or logicalpath levels.
C. Timing Model for Thermal Analysis
In the two preceding paragraphs, we have introduced a design-oriented analytical model of the output-slope and propagation delay that clearly exhibits all the useful design parameters such as the gate capacitance, the load, and the input slew. If the supply voltage value appears explicitly in the timing representation, the temperature does not appear. Therefore, the model should be improved to capture the effects of the temperature on performances. This can be easily done. Indeed, to characterize a process with respect to the temperature θ only two coefficients have to be considered (δ and X K ) [19] , [20] that give, respectively, the temperature dependence of
where θ and θ nom are, respectively, the temperature value and the nominal or reference temperature (usually 25 • C). Including (8) in (3), (6a), and (7) leads to the temperature-explicit model. The resulting expressions can be used for thermal analysis Equations (9)- (11) reveal an interesting point. The comparison of the output-transition expression (9) and (10) shows that the temperature has a different influence on the output slope in the Fast-and Slow-input-ramp domain. This is mainly because the output-transition time is threshold-voltage independent in the Slow-input-ramp domain. This justifies why in the two following paragraphs the temperature-and supply voltageinduced effects on performances are studied considering several input-ramp durations.
III. NONLINEAR EFFECTS OF V DD AND TEMPERATURE ON TIMING PERFORMANCE
In this section, we analyze the effects of the two main environmental parameters V DD and T on the timing performance of standard cells and data paths. The plotted supply voltage and temperature dependencies have been obtained from electrical simulations (Eldo [26] , an Hspicelike tool) and are analyzed using the analytical model introduced in Section II. Note that the performed sensitivity analysis has been carry out for different input-ramp durations to capture the supply voltage and temperature effects in both Fast-and Slow-input-ramp domains. Let us first investigate the effects of supply voltage changes on the timing metrics.
A. Nonlinear Effect of V DD Variations
To illustrate the different effects of supply voltage variations on performance, we plotted the simulated sensitivity evolutions of the output-transition time ( Fig. 1 ) and of the propagation delay ( Fig. 2 ) of an inverter designed in a 130-nm process with respect to the input-ramp duration for different supply voltage values ranging from 0.9 to 1.45 V. Note that the supply voltage range we investigated is larger than the one defined by the minimum and maximum voltage values considered during the library characterization (1.10 to 1.30 V for the 130-nm process under consideration). In Figs. 1 and 2, we plotted a dashed line that differentiates the Fast-and Slow-input-ramp domains. In the Fast-input-ramp domain, the sensitivity of τ Fast outHL to the supply voltage is clearly input-ramp-duration independent (edges 1 to 2 and 3 to 4 ). On the contrary, the derivative of the output-transition time, with respect to V DD , seems to be inversely proportional to the V DD (edges 1 to 3 and 2 to 4 ). All these trends were expected from (3), of which derivatives with respect to τ in and V DD are, respectively, equal to zero and
In the Slow-input-ramp domain, the sensitivity to V DD has a drastically different behavior. Indeed, the sensitivity of the output-transition time is highly dependent on the input-ramp duration. More precisely, τ out sensitivity decreases as the inputramp duration is important (edges 7 to 8 ) as expected from the derivative of expression (6a)
The preceding expression highlights the fact that for high V DD values, for which the velocity-saturation index is close to unity, the sensitivity of the output-transition time becomes smaller. This can be observed on Fig. 1 , the derivate between points 5 to 6 is closer to zero than between points 7 to 8 .
Despite these considerations, the most important result is that the sensitivity to V DD exhibits two drastically different behaviors as expected from the model: one in the Fast-inputramp domain and another in the Slow-input-ramp domain. As a result, any timing-analysis technique dealing with different supply voltages must distinguish two different operating modes.
This main result applied also to the propagation-delay sensitivity to V DD . However, the difference between the behaviors associated to the Fast-and Slow-input-ramp domains is not as important as the one observed for the output-transition time. This can be explained considering (7) . The latter shows that the delay sensitivity is the sum of two terms. The first one is related to the input slope, and the second one to the output-transition time. Consequently, all the sensitivity of the output slope is included in the propagation-delay sensitivity but is partially counterbalanced by the first term of (7).
B. Nonlinear Effect of Temperature Variations
To give evidence of the different effects of temperature variation on performance, we plotted the evolutions of the outputtransition time (Fig. 3 ) and of the propagation delay (Fig. 4) sensitivities of an inverter designed in a 130-nm process with respect to the input-ramp duration for different temperature values ranging from −40
• C to 130
• C. The range of temperature we investigated corresponds roughly to the one used for library characterization (−40
• C to 125 • C). As for Fig. 1 , we also added a dashed line to differentiate the Fast-and Slow-inputramp domains on Figs. 3 and 4.
Let us first study the effect of temperature variation on the output slope in the Fast input domain defined by the points 1 to 4 . In the Section II-C, we have derived, from the designoriented model, analytical expressions of the output-transition time [ (9) and (10)], in which the temperature appears explicitly. This has been done by introducing the sensitivities of V T and K to the temperature. Although these two parameters have both a negative temperature coefficient, they have opposite influences on the output-transition time. These conflicting trends appear clearly in the denominator of (9) . As shown, an augmentation of the temperature accelerated the switching process of the output node by reducing the effective threshold-voltage value. On the contrary, the same temperature increase tends to slow down the switching process by decreasing the current coefficient factor K. These simultaneous effects of the temperature on V T and K values explain the relatively weak sensitivity of the outputramp duration in the Fast input domain for the 130-nm process under consideration. However, this is not a general result. Indeed, the resulting sensitivity depends on the nominal threshold and supply voltage values. Note that, once again, the temperature dependence in this domain is input-ramp independent (edges 1 to 3 and 2 to 4 )
Note that the above expression of the temperature dependence does not allow deriving any general trends. The only conclusion is that, depending on the V DD and V T values, some terms could be positive or negative.
In the Slow-input-ramp domain (defined by points 3 to 6 ), the behavior is radically different since the output-transition time no more depends on the threshold-voltage value, as shown by (6a). Indeed, the temperature only affects the output slope through the K parameter. Consequently, and as expected from (10), the derivative expression of τ Slow out is always decreasing with the temperature. As illustrated by Fig. 3 , this decrease is all the faster as the τ in is larger. This was also expected from the model that predicts that the temperature dependence is (15) in this ramp domain. Fig. 4 represents the derivative of the propagation delay with respect to the temperature for various controlling conditions. If this figure appears completely different to that obtained for the τ out , the mechanisms involved are similar. The difference is mainly due to the fact that the propagation delay is the sum of two terms [ (7) and (11)]; one is roughly proportional to half τ out and the other is related to τ in .
In the Fast input ramp defined by points 1 to 4 , the first term of (11) is negligible and the propagation-delay sensitivity is nearly half that obtained for the transition time (Fig. 3) . In the Slow input range, the first term of expression (11) dominates. The sensitivity of the propagation delay to the temperature is therefore proportional to that of V T and to the input-ramp duration. This justifies the decrease of the derivative with τ in and its increase with the temperature [(8)] .
Despite these trends, it is important to note that, for the 130-nm process under consideration, the temperature dependence of the propagation delay could be negative while the sensitivity of the transition time remains positive. This means that the propagation delay may increase when the temperature decreases, i.e., that the worst case delay may appear at −40
• C. This phenomenon is the reversal of the temperature dependence [12] . As suggested by Fig. 4 , it appears for particular design conditions (design conditions leading to large values of the input-transition time). This phenomenon is therefore design dependent.
Nevertheless, to conclude this analysis of the voltage and temperature effects of the timing performance, we can identify two key points. The first one is that these effects are highly nonlinear and, therefore, cannot be taken into account with basic linear-derating method; nonlinear-derating factors are mandatory. The second main result is that temperature and supply voltage affect, in drastically different ways, the performance depending of the input-ramp domains. Therefore, two nonlinear factors must be defined to capture the evolution of timing performances: one for the Fast-input-ramp domain and one for the Slow-input-ramp domain.
C. Nonlinear Effects of Simultaneous Temperature and Voltage Variations
In the two preceding paragraphs, we have investigated the evolution of the timing performances with respect to a singleoperating-condition variation: the temperature or the supply voltage. If it permitted us to identify the main characteristics of the performance behavior, it did not provide any insight on the conjugate effects of temperature and supply voltage changes on performance. In order to analyze these conjugate effects, we simulated the sensitivity of the timing performances with respect to V DD and T for a Fast (1 ps) and a Slow input ramp (300 ps). The results we obtained are reported in Figs. 5 and 6.
As expected for a given V DD value, the sensitivity of the output-transition time for Fast input ramps is quite limited compared to that simulated for the Slow-input-ramp domain. This is mainly explained by the opposite influence of the temperature induced effects on K and V T .
The temperature-induced effect on the output-transition time in the Slow input range is more complex. As discussed earlier, the derivative with respect to the temperature of (10) is proportional to
This expression clearly indicates that for a given V DD value, the sensitivity is a decreasing function of the temperature (X K < 1). Moreover, (16) predicts that the rate of decrease is all the more important as the V DD is small. This prediction can be verified on Fig. 5 except for high V DD values. For such V DD values, the short-circuit current, which is not taken into account by the analytical model introduced in Section II, has a significant impact on the temperature dependence. This lack will be corrected later in this paper. Fig. 6 gives the derivative of the propagation delay with respect to the temperature for supply voltage values varying from 0.9 to 1.45 V. On this figure, the two behaviors associated, respectively, with the Fast-and Slow-input-ramp domains clearly appear. As expected from the preceding discussion, the sensitivity in the Fast input range is quite constant. For the Slow input ramp, the first term of (11), which is proportional to V T [(17)] and to the input ramp duration, imposes the waveform of the associated surface
The propagation-delay sensitivity to the temperature in the Slow-input-ramp domain (Fig. 6) gives a direct illustration of the reversal of temperature dependence. Indeed, despite the respective trends with V DD and T in the Slow input domain, the sensitivity starts from a positive value for high V DD and quickly becomes negative for lower V DD values. If, for the process under consideration, this appears in the Slowinput-ramp domain, this reversal of the temperature dependence could also appear in the Fast input domain. In fact, as demonstrated in [21] , there is always an input-ramp value, for which the propagation-delay sensitivity to the temperature is null. Either this input-ramp value could be a Fast or Slow input ramp depending on the V T /V DD ratio that fixed the relative importance of the first term of (11) with respect to the second one. Fig. 6 also shows that the point, at which the sensitivity is zero, depends on both the temperature and supply voltage values. As a result, at cell level, the reversal of temperaturedependence phenomenon could or could not appear depending on the (V DD , T , τ in , and C L ) quadruplet.
IV. DERATING FACTORS
To validate a basic digital circuit designed with a process subjected to the reversal of temperature dependence, timing analysis must be performed considering at least four different PVT corners: two to guarantee that there are no hold-time violations (best process, V DD high, −40
• C and 125
• C) and two others to guarantee that there are no setup-time violations (worst process, V DD low, −40
• C and 125 • C). As a result, standard-cell libraries must be at least characterized for these four different corners. If the corner-based approach, usually performed by STA tools, is extremely simple and robust, it does not allow designers to deal with different supply voltage and temperature domains.
In this paragraph, we introduce a method to handle temperature and voltage variations during the timing analysis while keeping the fundamental advantages of the corner-based approach, i.e., its simplicity and its robustness. The basic goal of the proposed timing-analysis technique is to allow designers predicting (starting from a worst case analysis) more realistic performance for all the cells by considering more realistic temperature and supply voltage conditions. This is achieved using a simple derating method as illustrated by expression (18) . The key point is to develop accurate derating factors
The sensitivity analysis performed in the previous paragraph has demonstrated that the derating factors are nonlinear, design dependent (through C L and τ in ), and may have different forms depending on the considered input-ramp domain. Let us derive from the analytical model introduced in Section II the expressions of these factors and, more precisely, their general mathematical forms.
A. Supply Voltage Sensitivity Template
Let us first derive from expressions (3), (4), (6a), and (7) the mathematical forms of the supply voltage dependence of the both the propagation delay and the output slope for fallingoutput edges. Differentiating the expressions (3) and (6a) with respect to V DD , we obtained the partial derivative of the output-transition time in the Fast-and Slow-input-ramp domains, respectively
These expressions being too complex to be easily calibrated, we adopted the following simplified expressions considering that the velocity saturation index is close to one:
where a Fast , b Fast , and a Slow are V DD independent parameters to be calibrated. They depend on the process, the topology of the cell. Note that the last term is a pseudoempirical term introduced to take into account the effect of the short-circuitcurrent effect on the output-transition time. For typical design conditions, this term is negligible; however, for extremely large input-ramp values and small load values, it becomes significant with respect to the two first terms. Note that this does not correspond to practical design conditions. Considering that the propagation delay is the sum of two terms, one directly related to the output-transition time, the derivation of the derating factor for the propagation delay in the Fast-and Slow-input-ramp domain is straightforward and leads to
As for the output-transition time, these expressions are simplified considering that the velocity-saturation index is close to unity in order to obtain the following supply voltage sensitivity template of the propagation delay:
Note, however, that the last term of (26) is pseudoempirical. It takes into account the effect of the short-circuit current that becomes significant for large input-ramp durations and small output-load values [15] . All the coefficients a Delay to c Delay have to be calibrated for each cell and for each input pin of a cell. The calibration procedure will be explained later.
B. Temperature-Sensitivity Template
At the end of Section II, we have transformed the designoriented model into a thermal-analysis-oriented one. This transformation has led to (9)- (11) . Processing as for the supply voltage sensitivity, we obtained the mathematical templates of the temperature dependence of the output-transition time
and of the propagation delay for falling-output edges
These expressions and those related to the supply voltage values constitute generic expressions of the temperature dependence of basic CMOS cell such as NAND, NOR, and INV. However, most of actual libraries include complex cells.
C. Complex Gates
Complex gates can be viewed as the aggregation of several basic gates. For example, an AO222 cell can be viewed as the cascade of two simple gates (first stage) and an inverter (second stage). For such structures, the templates defined in the two preceding sections are not sufficient. However, they can be combined to capture accurately the supply voltage and temperature dependence of timing performances.
Let us consider an AO222 gate (Fig. 7) . In case of a fallingoutput edge, its propagation delay is the sum of the delay of the first and second stages. Its temperature dependence is therefore the sum of two the four templates defined in the preceding paragraph. There are, hence, four different configurations depending on the controlling and loading conditions. However, complex gates are usually designed such as the first stage provides a Fast input ramp to the last stage to achieve high performances (they are usually designed to work as buffers). This is typically achieved by designing the first stage such that the intermediate load remains small, and therefore, such that its propagation delay remains small compared to that of the second stage. Consequently, the temperature dependence of the last stage is given by the expression (29), while the sensitivity to the first stage is given by either (29) or (30) depending on the input ramp applied on the controlling input. This leads, for the AO222 considered, to the two following expressions of the temperature dependence:
Fast Delay
where C 2 is the input capacitance of the second stage and τ 1 is the output-transition time of the first stage, which is assumed to be a constant. More precisely, the temperature-induced variation of τ 1 is assumed small enough to be neglected. Even if expressions (31) and (32) have been developed considering an AO222 gate, they constitute mathematical templates of the temperature dependence of two-stage complex gates. The propagation-delay sensitivity to either the supply voltage or the temperature may also be developed for more complex gate following the same reasoning.
D. Calibration Procedure
The mathematical and generic templates defined in the Sections IV-A-C have to be calibrated. This step can either be performed by fitting (least mean-square approach) the mathematical templates directly on electrical simulations or with the help of the timing tables delivered by library designers. The last technique uses a basic method to resolve the equations. This solution requires to have at disposal-timing files for the best and worst process for at least two different temperature values (e.g., −40
• C) and two supply voltage values (e.g., 0.90 and 1.10 V for the 90-nm process under consideration). This is usually but not necessarily the case for deep submicrometer processes that are commonly subjected to the reversal of temperature-dependence phenomenon. In fact, from a worst corner analysis, the derating coefficients are fitted with the help of cells characterized in two other corner conditions, one with a different V DD (to calibrate V DD sensitivity) and one for a different temperature (to calibrate temperature sensitivity).
If the related characterization files are not available, it is necessary to run some electrical simulations. Note that it is not necessary to fully characterize the library for all these corners. Indeed, only few specific operating conditions (slope and load), i.e., some points of the lookup table, are required to calibrate the derating factors. This represents actually a maximum of 20% of an entire characterized library.
V. VALIDATION
In order to validate the proposed supply voltage-and temperature-aware timing-analysis technique, we did several validations at both cell and path level. All the validations were performed on a 90-nm process from STMicroelectronics. Several process options were available for specific design purposes such as low-power design, high-speed design, and low-leakage design. Table I gives the names of the different process options we considered during the validation step.
A. Basic Validation Step
In this first validation step, we simulated for a typical process, the output-transition time and the propagation-delay values of basic inverters designed with the 90-nm GPSVT process. This was done for different input-ramp durations and output loads (τ in = 6-1100 ps and C L = 2.7-800 fF) but also for different supply voltage and temperature values ranging, respectively, from 0.9 to 1.1 V and from −40
• C and 125 • C. We then calibrated our derating factors considering the worst case corner for timings, i.e., by simulating the sensitivity of the timings metrics for V DD = 0.9 V and a temperature of 125
• C. The calibration done, we compared the simulated values with the calculated output-transition time and propagationdelay values for different operating conditions. Figs. 8 and 9 give the relative discrepancies obtained between simulated and calculated values of the output-transition time and propagation delay, respectively.
As illustrated, the relative discrepancies are quite small. More precisely, for the 720 sampling points considered, the discrepancies range between −10% and +14% for both outputtransition time and propagation delay resulting in an average relative discrepancy of +2.5% (absolute errors). However, 10% of the comparison points have absolute errors greater than 5% with respect to electrical simulations. These points correspond to a specific design condition (a gate controlled by an extremely Slow input ramp that controls an extremely weak load) that are rarely encountered in a real design. As a result, we can conclude that the accuracy of our first-order approach is sufficient, at least for an inverter, even if it can be improved by considering the second-order partial derivatives. However, this results in complex mathematical templates.
B. Cell (Library) Level Validation
To further validate the proposed approach, we calibrated the mathematical templates of the temperature and supply voltage dependencies for all the combinatorial cells (about 600 cells) of the four different libraries. These calibrations were performed considering the usual worst case corner for timings (T = 125
• C and V DD = 0.9 V) as the reference point. This done, we computed the performances of all the combinational cells at different temperature and supply voltage values for different controlling (τ in ) and loading conditions (C L ) as in the preceding paragraph. We finally compared the extrapolated values to the simulated values. The considered libraries contain around 600 different cells, we therefore investigated an important population of comparison points to plot distributions.
In the first validation step, we applied our approach to evaluate the cell performances working under a temperature of −40
• C; the supply voltage was kept constant (0.9 V). We, then, compared the results obtained to that reported in the corresponding timing-library file. In Fig. 10(a) and (b) , we plotted, for the propagation delay and the output-transition time, respectively, the population distributions with respect to the relative discrepancy. As shown, the accuracy is satisfactory since at least 90% of the errors are contained between −5% and 5%. Equations (27)-(30) may thus be considered as validated.
In the second validation step, we applied our approach to evaluate the performances of our standard cells supplied by 1.1 V rather than 0.9 V; the temperature was kept constant and equal to 125
• C. Fig. 11 gives the population distribution (for the propagation delay) obtained for the LPSVT and LPHVT. As shown, the population is distributed on a larger range than Fig. 10(a) and (b) , but the accuracy remains satisfactory validating expressions (23)- (26) .
C. Path-Level Validation
The mathematical templates were validated at cell (library) level, and we applied them on several critical data paths, extracted from real designs, in order to validate the improved timing-analysis technique. More precisely, scripts have been developed to interface primetime resulting in the timinganalysis flow represented in Fig. 12 .
In the first step, a basic timing analysis is performed using PrimeTime for the corner chosen as the reference during the calibration of the derating templates. A timing report is finally generated by this industrial tool for the considered paths. This report contains all the information required to apply the proposed temperature-and supply voltage-aware time-analysis technique. Indeed, this file does contain path netlist, the pin names, the net loads, the parasitic capacitance of each net, and finally, the propagation delay and the output-transition time of each cell.
In the second step, all the timings are recomputed for the temperature and supply voltage values inputted. This timing update cannot be done directly and care must be taken to account of the input-ramp effect. We, thus, first update all the outputtransition-time processing from the first gate to the last gate.
In the third step, all the propagation-delay values are recomputed considering the new input-ramp values but without applying any derating factors related to the temperature or supply voltage changes. In other words, only the effects of the input-ramp variations induced by the temperature and biasing changes are considered. The new propagation-delay values are computed using the traditional timing-library files. This step corresponds in Fig. 12 to the first update of the propagationdelay values.
The final propagation-delay values are finally obtained during the fourth and last step. The latter consists of derating the propagation-delay values obtained in the third step to take into account the sensitivities of the propagation delay to the temperature and supply voltage. This step corresponds in Fig. 12 to the second update of the propagation-delay values.
We put this alternative timing-analysis flow into practice on several combinational paths extracted from real circuits designed with different process options (see Table I ). In order to validate the proposed method and the scripts, we did compare the timings computed by our timing engine to that obtained with Eldo [26] .
We report some comparison results obtained for ten different paths extracted from a circuit designed in both General Purpose (GP) and Low Power (LP) processes (the worst case processes were used). We successively simulated the propagation delays of the ten paths for the following operating conditions: V DD = 0.9 V and T = 125
• C (which are the reference corner), V DD = 0.9 V and T = −40
• C, and V DD = 1 V and T = 125 • C. Table II sums up the results obtained for the ten paths supplied by 0.9 V and submitted successively to temperature equal to 125
• C and −40 • C. The accuracy of the calculated propagation-delay values is satisfactory. Note that the errors obtained at the path level are smaller than that obtained at the cell; there is a kind of error-compensation phenomenon.
It appears clearly that the temperature dependence of the paths designed in GP is quite limited compared to that of those designed in LP. This can easily be understood considering the columns entitled "Number of 'inverter' cells" that gives the number of cells which exhibit a negative temperature coefficient. For the paths designed with the GP process, it appears that some cells have a negative temperature coefficient while others have a positive coefficient. Therefore, a temperature increase implies an increase of the propagation delay of some cells and decrease for others cells leading to a weak temperature dependence (0.7 ps/
• C to 1 ps/ • C). For the LP process, the statement is completely different since most of the gates have a negative temperature dependence: The temperature sensitivity is greater (−2 ps/ • C to −4 ps/
• C), and the worst case corner is, therefore, observed at temperature of −40
• C. We may conclude that the temperatureindependence points (TIP), i.e., the supply voltage at which the temperature dependence is null, of the LP and GP processes (as defined in [23] - [25] ) are, respectively, greater and smaller than 0.9 V. Simulations have confirmed this assessment. The propagation-delay sensitivities of the different paths for the two processes under consideration are represented in Fig. 13 . As expected at a supply voltage of 0.9 V, the average propagationdelay temperature dependence of paths designed in GP is positive, while for the paths designed in LP the dependence is negative. Note that we plotted the propagation-delay sensitivities of the ten paths considered. As expected, all the paths have their own sensitivity curve demonstrating that the temperature dependence is design dependent. It is therefore preferable to define a temperature-independence region rather than a TIP. Table III sums up the results obtained for the ten paths designed in LP submitted to a temperature equal to 125
• C and successively supplied with 0.9, 1, and 1.1 V. The accuracy of the calculated propagation-delay values is satisfactory validating the proposed temperature and supply voltage timing-analysis technique.
As expected, the supply voltage dependence of timing performance is more important than the temperature one. Indeed, it ranges for the LP process between −9 ps/10 mV and −15 ps/10 mV for the paths under consideration. At cell level, we did observe supply voltage coefficient values ranging between −0.3 ps/10 mV and 2 ps/10 mV depending on the design conditions.
VI. APPLICATION EXAMPLES
As discussed earlier, our alternative timing-analysis technique can be applied in many situations involving special temperature and voltage conditions. In this section, we introduce two different applications.
A. Voltage Drops
We ran our timing engine to evaluate the effects of voltage drops on the propagation delay of critical paths. We have considered four different situations illustrated on Fig. 14 Configurations one and three are not problematic from a design point-of-view, since they necessarily lead to timing performances that are inevitably captured by a traditional corner analysis. However, best and worst case analysis lead for such configurations to pessimistic predictions. The proposed timinganalysis technique (denoted by TA in Table IV ) may help in reducing the timing margins introduced by the corner analysis any Statistical Static Timing Analysis (SSTA) flow does. We therefore applied it to quantify at first order the timing margins that can be recovered. V 1 and V 2 values were 0.9 and 0.8 V, respectively. Results are summed up in Table IV. Voltage-drop configurations two and four are the most problematic from a design point-of-view. Indeed, for such configurations, designers cannot predict, using traditional timing analysis, what will be the performances. They, therefore, must reduce the voltage-drop amplitude. This is usually achieved by redesigning part of the circuit or enlarging locally the supply rails. Since the proposed timing-analysis technique allows computing at cell level the propagation delay and outputtransition time for any V and T condition, it may help in deciding whenever a voltage drop may induce timing violation or not. To demonstrate the potential benefit of the proposed timing-analysis technique, we applied it to evaluate the timing performance of two different paths supplied by reduced voltage value (voltage-drop configurations two and four). We then ran Eldo [26] (a SPICE-like tool) simulations to obtain reference timing values. The results obtained with the proposed timinganalysis technique and those obtained with Eldo are given in Table IV . Table IV gives some evidences of the potential timing-margin reduction that can be achieved using the proposed timinganalysis technique. For the voltage-drop configurations one and three, we may obtain for the two paths considered a reduction of the timing margin ranging between 9% and 12% with respect to the timing obtained for the worst case timing corner (0.9 V and 125
• C). For configurations two and four, we verified that the performances are greater (or quasi-identical) than that obtained considering the worst case corner. It is, therefore, not necessary to eliminate, using design solutions, these voltage drops or to reduce their amplitude.
B. Reversal of Temperature Dependency
In order to verify that the proposed timing-analysis technique is able to capture the reversal of temperature dependence, we have simulated and calculated the propagation delay of six critical paths (extracted from a design) for different temperature and supply voltage values. The results are given in Fig. 15(a) . As shown, the temperature-induced variation of the propagation could be significant enough to place the worst case delay at either high or low temperature depending on the considered path.
To definitively validate the proposed method, we compared the delay values obtained successively with Eldo and the developed timing engine for several logic paths extracted from the same design operating under several PVT conditions. Typical results are given in Fig. 15(b) . As shown, the accuracy of the proposed timing analysis is good (discrepancies are < 5%), but the most interesting result is that the model predicts accurately the evolution of the propagation delays with temperature. The timing worst cases have been obtained by simulation at 125
• C and −40
• C for paths one and two and paths four and five, respectively. Using the proposed technique, we have found the same results. 
VII. CONCLUSION
In the manometer era, due to the complexity of the designs and to the reduced supply voltage values, the performances are strongly temperature and supply voltage dependent. Consequently, the timing verification step has become extremely complex and tedious. To facilitate this step, we have introduced an alternative timing-analysis technique to allow a designer to juggle several temperature and supply voltage values. The proposed timing-analysis technique could be viewed as a k-factor-like method. However, a careful analysis of the temperature and supply voltage sensitivities has shown that the direct application of a linear k-factor method could not lead to accurate estimations of the timing performances. Indeed, timing-performance sensitivities to the temperature and supply voltage have different nonlinear behaviors depending on the Fig. 15 . Temperature dependence for six critical paths for one PV condition and simulated and calculated paths delay evolution with the temperature. considered design range. As a result, depending on the loading and controlling conditions, different derating factors must be considered during the timing analysis. We have derived from an analytical-timing model the appropriated mathematical expressions of these required factors. These are nonlinearly input ramp and load dependent, suggesting that phenomena like the reversal of temperature dependence are highly design dependent. We, then, have applied our alternative timing-analysis technique to several data paths extracted from real designs in order to validate it. The obtained results have demonstrated the accuracy of the proposed method and its ability for capturing the reversal of temperature dependence phenomenon. Finally, we have applied our technique to evaluate the design margin that can be recovered considering more realistic values of both temperature and supply voltage.
